Abstract-The standard algorithm for computing the soft-inverse of a finite-state machine [i.e., the soft-in/soft-out (SISO) module] is the forward-backward algorithm. These forward and backward recursions can be computed in parallel, yielding an architecture with latency ( ), where is the block size. We demonstrate that the standard SISO computation may be formulated using a combination of prefix and suffix operations. Based on well-known tree-structures for fast parallel prefix computations in the very large scale integration (VLSI) literature (e.g., tree adders), we propose a tree-structured SISO that has latency (log 2 ). The decrease in latency comes primarily at a cost of area with, in some cases, only a marginal increase in computation. We discuss how this structure could be used to design a very high throughput turbo decoder or, more generally, an iterative detector. Various subwindowing and tiling schemes are also considered to further improve latency.
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I. INTRODUCTION

C
ALCULATING the "soft-inverse" of a finite-state machine (FSM) is a key operation in many data detection/ decoding algorithms. Perhaps the most appreciated application is iterative decoding of concatenated codes, such as turbo codes [1] , [2] . However the soft-in/soft-out (SISO) module [3] is widely applicable in iterative and noniterative receivers and signal processing devices (e.g., [4] - [7] ). The soft-outputs generated by a SISO may also be thresholded to obtain optimal hard decisions (e.g., producing the same decisions as the Viterbi algorithm [8] or the Bahl algorithm [9] ). The general trend in many applications is toward higher data rates and, therefore, fast algorithms and architectures are desired.
There are two performance (speed) aspects of a data detection circuit architecture that are relevant to this paper. The first is throughput which is a measurement of the number of bits per second the architecture can decode. The second is latency which is the end-to-end delay for decoding a block of bits. Nonpipelined architectures are those that decode only one block at a time and for which the throughput is simply divided by the latency. Pipelined architectures, on the other hand, may decode multiple blocks simultaneously shifted in The authors are with the Electrical Engineering -Systems Department, University of Southern California, Los Angeles, CA 90089-2565 USA (e-mail: pabeerel@usc.edu; chugg@usc.edu).
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time [10] , thereby achieving much higher throughput than their nonpipelined counterparts. Depending on the application, the throughput and/or latency of the data detection hardware is important. For example, the latency associated with interleaving in a turbo-coded system with relatively low data rate (less than 100 kb/s) will likely dominate the latency of the iterative decoding hardware. For future high-rate systems, however, the latency due to the interleaver may become relatively small, making the latency of the decoder significant. While pipelined decoders [10] can often achieve the throughput requirements, such techniques generally do not substantially reduce latency. In addition, sometimes latency has a dramatic impact on overall system performance. For example, in a data storage system (e.g., magnetic hard drives), latency in the retrieval process has a dramatic impact on the performance of the microprocessor and the overall computer. Such magnetic storage channels use high-speed Viterbi processing with turbo-coded approaches suggested recently [11] , [12] .
The standard SISO algorithm is the forward-backward algorithm. The associated forward and backward recursion steps can be computed in parallel for all of the FSM states at a given time, yielding an architecture with computational complexity and latency, where is the block size. The key result of this paper is the reformulation of the standard SISO computation using a combination of prefix and suffix operations, which leads to an architecture with latency. 1 This architecture is based on a well-known tree-structure for fast parallel prefix computations in the very large scale integration (VLSI) literature (e.g., fast adders [13] , [14] ), so we refer to it as a tree-SISO.
This exponential decrease in latency for the tree-SISO comes at the expense of increased computational complexity and area. The exact value of these costs depends on the FSM structure (e.g., the number of states) and the details of the implementation. However, for a four-state convolutional code, such as those often used as constituent codes in turbo codes, the tree-SISO architecture achieves latency with computational complexity of . Note that, for this four-state example, the computational complexity of tree-SISO architecture increases sublinearly with respect to the associated speedup. This is better than well-studied linear-scale solutions to the Viterbi algorithm (e.g., [15] ); the generalization of which to the SISO problem is not always clear. For this four-state code example, the area associated with the -latency tree-SISO is . After formally defining the SISO and prefix-suffix operations in Section II, we describe the reformulation and corresponding tree-SISO architecture in Sections III and IV, respectively. Compatibly of the tree-SISO with known latency reduction methods 1 We use lg to denote log .
0733-8716/01$10.00 © 2001 IEEE is discussed in Section V. We conclude with a discussion of the architecture's potential applications, feasibility, and performance given current VLSI trends. Detailed computational complexity and hardware analyses appear in Appendices I and II.
II. BACKGROUND
A. SISO Modules
For concreteness, we consider a specific class of finite state machines with no parallel state transitions and a generic -state trellis. Such a trellis has up to transitions departing and entering each state. The FSM is defined by the labeling of the state transitions by the corresponding FSM input and FSM output. Let be a trellis transition from state at time to state in response to input . Since there are no parallel state transitions, is uniquely defined by any of these representations. Given that the transition occurs, the FSM output is . 2 Consider the FSM as a system that maps a digital input sequence to a digital output sequence . A marginal soft-inverse, or SISO, of this FSM can be defined as a mapping of soft-in (SI) information on the inputs SI and outputs SI , to soft-output (SO) information for and/or . The mapping is defined by the combining and marginalization operators used. It is now well-understood that one need only consider one specific reasonable choice for marginalization and combining operators and the results easily translate to other operators of interest [13, Section 26.4] , [16] - [18] . Thus, we focus on the min-sum marginalization-combining operation with the results translated to max-product, sum-product, min -sum, and max -sum [19] in the standard fashion. In all cases, let the indices and define the time boundaries of the combining window or span used in the computation of the soft-output for a particular quantity [e.g., , , , , , etc.]. 3 For min-sum marginalization-combining, the minimum sequence metric (MSM) of a quantity is the metric (or length) of the shortest path or sequence in a combining window or span that is consistent with the conditional value of . Specifically, the MSM is defined as 4 
MSM
(1)
where the set of transitions starting at time and ending at time that are consistent with is denoted and implicitly defines a sequence of transitions 2 Note that, for generality, we allow the mapping from transitions to outputs to be dependent on k. 3 In general K and K are functions of k. For notational compactness, we do not explicitly denote this dependency. 4 As is the standard convention, the metric of a transition that cannot occur under the FSM structure is interpreted to be infinity.
. Depending on the specific application, one or both of the following "extrinsic" quantities will be computed
Because the system on which the SISO is defined is an FSM, the combining and marginalization operations in (1) and (2) can be computed efficiently. The traditional approach is the forward-backward algorithm which computes the MSM of the states recursively forward and backward in time. Specifically, for the standard fixed-interval algorithm based on soft-in for transitions , , we have the following recursion based on add-compare-select (ACS) operations
where is initialized according to available edge information and is set equal to a constant for each state . 5 (12) where is any associative binary operator.
Similarly, a suffix operation can be defined as a generic form of computation that takes in inputs and produces outputs according to (13) 
5 Any tail bit information can be enforced through the MI (b ) terms in the tail. In most cases, this can also be achieved through nonuniform initialization
where is any associative binary operator. Notice that a suffix operation is simply a (backward) prefix operation anchored at the other edge.
Prefix and suffix operations are important since they enable a class of algorithms that can be implemented with low latency using tree-structured architectures. The most notable realizations of this concept are VLSI -bit tree adders with latency [13] , [20] , [14] .
III. REFORMULATION OF THE SISO OPERATION
The proposed low-latency architecture is derived by formulating the SISO computations in terms of a combination of prefix and suffix operations. To obtain this formulation, define , for , as the MSM of state pairs and based on the soft-inputs between them, i.e., MSM . The set of MSMs can be considered an matrix . The causal state MSMs can be obtained from by marginalizing (e.g., minimizing) out the condition on . The backward state metrics can be obtained in a similar fashion. Specifically, for each conditional value of (15) (16) With this observation, the key step of the algorithm is to compute and for . Note that the inputs of the algorithm are the one-step transition metrics which can be written as for . To show how this algorithm can be implemented with a prefix and suffix computation, we define a min-sum fusion operator on matrices that inputs two such matrices, one with a left-edge coinciding with the right-edge of the other, and marginalizes out the midpoint to obtain a pairwise state-MSM with larger span. Specifically, given and , we define a fusion operator, or operator by (17) Note that the operator is an associative binary operator that accepts two matrices and returns one matrix. This is illustrated in Fig. 1 . With this definition and for can be computed using the prefix and suffix operations as follows
In general, a SISO algorithm can be based on the decoupling property of state-conditioning. Specifically, conditioning on all possible FSM state values at time , the shortest path problems (e.g., MSM computation) on either side of this state condition may be solved independently and then fused together (e.g., as performed by the -fusion operator). More generally, the SISO operation can be decoupled based on a partition of the observation interval with each subinterval processed independently and then fused together. For example, the forward-backward algorithm is based on a partition to the single-transition level with the fusing taking place sequentially in the forward and backward directions. In contrast, other SISO algorithms may be defined by specifying the partition and a schedule for fusing together the solutions to the sub-problems. This may be viewed as specifying an association scheme to the above prefix-suffix operations (i.e., grouping with parentheses).
The -fusion operations may be simplified in some cases depending on the association scheme. For example, the forward-backward algorithm replaces all -fusion operations by the much simpler forward and backward ACSs. However, latency is also a function of the association scheme. In the next section, we present an architecture based on a pairwise treestructured grouping. This structure allows only a small subset of the -fusion operations to be simplified but facilitates a significant reduction in latency compared to the forward-backward algorithm by fusing solutions to the subproblems in a parallel instead of sequential manner.
IV. LOW-LATENCY TREE-SISO ARCHITECTURES
There are many known low-latency parallel architectures based on binary tree-structured groupings of prefix operations [20] , [13] , [14] that can be adopted to SISOs. All of these have targeted -bit adder design where the binary associative operator is a simple one-bit addition. In fact, to the best of our knowledge, this is the first application of parallel prefix-suffix architectures to an algorithm based on binary associative operators that are substantially more complex than one-bit addition. The known parallel prefix architectures trade reduced area for higher latency and account for a secondary restriction of limited fanout of each computational module. This latter restriction is important when the computational modules are small and have delay comparable to the delay of wires and buffers (e.g., in adder design). The fusion operators, however, are relatively large. Consequently, given current VLSI trends, they will dominant the overall delay for the foreseeable future. Thus, we propose to adopt an architecture which minimizes latency with the minimal number of computational modules without regard to fanout [14] .
Specifically, the forward and backward metrics, and , for can be obtained using a hierarchal tree-structure based on the fusion-module (FM) array shown in Fig. 2 . We define a complete set of matrices on the interval as the matrices and for along with . This is the MSM information for all state pairs on the span of steps in the trellis with one state being either on the left or right edge of the interval. The module in Fig. 2 fuses the complete sets of matrices for two adjacent spanintervals to produce a complete set of matrices on the combined span of size . Of the output matrices, are obtained from the inputs without any processing. The other output matrices are obtained by fusion modules, or CFMs, which implement the operator. The basic span-to span-FM array shown in Fig. 2 can be utilized to compute the matrices on the entire interval in stages. This is illustrated in Fig. 3 for the special case of . Note that, indexing the stages from left to right (i.e., increasing span) as it is clear that there are FM arrays in stage .
Because the final objective is to compute the causal and anticausal state metrics; however, not all FMs need be CFMs for all FM arrays. Specifically, the forward state metrics can be obtained from and via (18) Similarly, the backward state metrics can be updated via (19) We refer to a processing module that produces an vector from another vector and a matrix, as described in (18), as an fusion module (fFM). A fusion module (bFM) is defined analogously according to the operation in (19) . In Fig. 3 , we have indicated which FMs may be implemented as fFMs or bFMs. The importance of this development is that the calculation of the state metrics has latency. This is because the only data dependencies are from one stage to the next and thus all FM arrays within a stage and all FMs within an FM array can be executed in parallel, each taking latency. The cost of this low latency is the need for relatively large amounts of area. One mitigating factor is that, because the stages of the tree operate in sequence, hardware can be shared between stages. Thus, the stage that requires the most hardware dictates the total hardware needed. A rough estimate of this is CFMs, each of which involves -way ACS units with the associated registers. A more detailed analysis is given in Appendix II which accounts for the use of bFMs and fFMs whenever possible. For the example in Fig. 3 and a four-state FSM (i.e., ), stage 2 has the most CFMs (8) but stage 3 has the most processing complexity. In particular, the complexity of stages measured in terms of four four-way ACS units is 26, 36, 32, and 16, respectively. Thus, if hardware is shared between stages, a total of 36 sets of four four-way ACS units is required to execute all FMs in a given stage in parallel. For applications when this number of ACS units is prohibitive, one can easily reduce the hardware requirements by as much as a factor of with a corresponding linear increase in latency.
The implementation of the completion operation defined in (10) should also be considered. The basic operation required is a -way ACS unit where is the number of transitions consistent with . Assuming that at most half of the transitions will be consistent with , is upper bounded by . Consequently, when is large, low-latency, area-efficient implementations of the completion step may become an important issue. Fortunately, numerous low-latency implementations are well-known (e.g., [21] ). The most straightforward may be one which uses a binary tree of comparators and has latency of . For small , this additional latency is not significant. The computational complexity of the state metric calculations can be computed using simple expressions based on Figs. 2 and 3. As shown in Appendix I, the total number of computations, measured in units of -way ACS computations (20) For the example in Fig. 3 and a four-state FSM, an equivalent of 110 sets of four four-way ACS operations are performed. This is to be compared with the corresponding forward-backward algorithm which would perform such operations and have baseline architectures with four times the latency. In general, note that the for a reduction in latency from to , the computation is increased by a factor of roughly . Thus, while the associated complexity is high, the complexity scaling is sublinear in . For small , this is better than well-studied linear-scale solutions to low-latency Viterbi algorithm implementations (e.g., [21] , [15] ).
A. Optimizations for Sparse Trellises
The above architecture is most efficient for fully-connected trellises. For sparser trellis structures, however, the initial processing modules must process -matrices containing elements set to , accounting for MSMs of pairs of states between which there is no sequence of transitions, thereby wasting processing power and latency. This section discusses optimizations that address this inefficiency.
For concreteness, we consider as a baseline a standard one-step trellis with states and exactly transitions into and out of each state, in which, there exists exactly one sequence of transitions to go from a given state at time to a given state . One optimization is to precollapse the one-step trellis into an -step trellis, , and apply the tree-SISO architecture to the collapsed trellis. A second optimization is to, wherever possible, simplify the fusion modules. In particular, for a SISO on an -step trellis, the first stages can be simplified to banks of additions that simply add incoming pairs of multistep transition metrics.
More precisely, precollapsing involves adding the metrics of the one-step transitions that constitute the transition metrics of each supertransition , for . The SISO accepts these inputs and produces forward and backward MSMs, and , for . The key benefit of precollapsing is that the number of SISO inputs is reduced by a factor of , thereby reducing the number of stages required in the state metric computation by . One disadvantage of precollapsing is that the desired soft-outputs must be computed using a more complex, generalized completion operation. Namely SO SI (21) The principle issue is that for each this completion step involves an ( )-way ACS rather than the ( )-way ACS required for the one-step trellis. In order to identify the optimal (i.e., for minimum latency) assuming both these optimizations are performed, the relative latencies of the constituent operations are needed. While exact latencies are dependent on implementation details, rough estimates may still yield insightful results. In particular, we can assume that both the precollapsing additions and ACS operations for the state metric and completion operations are implemented using binary trees of adders/comparators and, therefore, estimate that their delay is logarithmic in the number of their inputs. An important observation is that the precollapsing along with simplified stages together add one-step transition metrics (producing the transition metrics for a fully-connected -step trellis) and thus can jointly be implemented in an estimated time units. In addition, the state metric ( )-way ACS units take time units and the completion units ( )-way ACSs take time units. Assuming maximal parallelism, this yields a total latency of (22) It follows that the minimum latency occurs when is minimum (subject to ), which occurs when . This suggests that the minimum-latency architecture is one in which the trellis is precollapsed into a fully-connected trellis and more complex completion units are used to extract the soft outputs from the periodic state metrics calculated.
The cost of this reduced latency is the additional area required to implement the trees of adders that produce the -step transition metrics and the larger trees of comparators required to implement the more complex completion operations. Note, however, that this area overhead can be mitigated by sharing adders and comparators among stages of each tree and, in some cases, between trees with only marginal impact on latency.
V. USE IN TILED SUBWINDOW SCHEMES
One known method of reducing latency and improving throughput of computing the soft-inverse is to use smaller combining windows. 6 We define minimum half-window (MHW) algorithms as those in which the combing window edges and satisfy and , for -i.e., for every point away from the edge of the observation window, the soft-output is based on a subwindow with left and right edges at least points from .
The traditional forward-backward algorithm can be used on subwindows to obtain a MHW-SISO. One particular scheme is the tiled subwindow technique in which combining windows of length are used to derive all state metrics. In this scheme, as illustrated in Fig. 4 , the windows are tiled with overlap of length and there are such windows. The forward-backward recursion on each interior subwindow yields soft outputs, so there is an overlap penalty which increases as decreases.
For the th such window, the forward and backward state metrics are computed using the recursions, modified from that of (7) and (9) MSM (23) MSM (24) If all windows are processed in parallel, this architecture yields a latency of . The tree-SISO algorithm can be used in a MHW scheme without any overlap penalty and with latency. Consider combining windows of size and let the tree-SISO compute and for and . Then, use one additional stage of logic to compute the forward and backward state metrics for all time indices that fall within the th window, , as follows:
The inner minimization corresponds to a conversion from information to ( ) information as in (15) and (16) . The outer minimization corresponds to an fFM or bFM. The order of this minimization was chosen to minimize complexity. This is reflected in the example of this approach shown in Fig. 5 , where the last stage of each of the four tree-SISOs is modified to execute the above minimizations in the proposed order. We refer to the module that does this as a 2Cfb module. This module may be viewed as a specialization of the stage 2 center CFMs in Fig. 3 . The above combining of subwindow tree-SISO outputs adds one additional processing stage so that the required number of stages of FMs is .
A. Computational Complexity Comparison
The computational complexity of computing the state metrics using the forward-backward tiled scheme is the number of windows times the complexity of computing the forward-backward 7 This should be interpreted with C (s ; s ) replaced by initial left-edge information and similarly for C (s ; s ). algorithm on each window. In terms of -way ACSs, this can be approximated for large via (27) The computational complexity of computing the state metrics using the tree-SISO tiled scheme in terms of -way ACSs can be developed similarly and is (28) Determining which scheme has higher computational complexity depends on the relative sizes of and . If is reduced, the standard forward-backward scheme reduces in latency but increases in computational complexity because the number of overlapped windows increase. Since the tiled tree-SISO architecture has no overlap penalty, as is decreased in a tiled forward-backward scheme, the relative computational complexity trade-off becomes more favorable to the tree-SISO approach. In fact, for , the computational complexities of the tree-SISO is lower that the tiled forward-backward scheme.
VI. DESIGN EXAMPLE: FOUR-STATE PCCC
The highly parallel architectures considered require large implementation area. In this section, we consider an example for which the area requirements are most feasible for implementation in the near future. Specifically, we consider an iterative decoder based on four-state sparse (one-step) trellises. Considering larger will yield more impressive latency reductions for the tree-SISO. This is because the latency-reduction obtained by the tree-SISO architecture relative to the parallel tiled forward-backward architecture depends on the minimum halfwindow size. One expects that good performance requires a value of that grows with the number of states (i.e., similar to the rule-of-thumb for traceback depth in the Viterbi algorithm [22] for sparse trellises). In contrast, considering precollapsing will yield less impressive latency reductions. For example, if is required for a single-step trellis, then an effective value of would suffice for a two-step trellis. The latency reduction factor associated with the tree-SISO for the former would be approximately four but only 8/3 for the latter. However, larger and/or precollapsing yields larger implementation area and is not in keeping with our desire to realistically assess the near-term feasibility of these algorithms.
In particular, we consider a standard parallel concatenated convolutional code (PCCC) with two four-state constituent codes [1] , [2] . Each of the recursive systematic constituent codes generates parity using the generator polynomial with parity bits punctured to achieve an overall systematic code with rate 1/2.
In order to determine the appropriate value for to be used in the MHW-SISOs, we ran simulations where each SISO used a combining window to compute the softoutput at time . This is exactly equivalent to the SISO operation obtained by a tiled forward-backward approach with . Note that, since is the size of all (interior) half-windows for the simulations, any architecture based on a MHW-SISO with will perform at least as well (e.g., tiled forward-backward, -tiled tree-SISO, etc.). Simulation results are shown in Fig. 6 for an interleaver size of with min-sum marginalization and combining and ten iterations. The performance is shown for various along with the performance of the fixed-interval ( ) SISO. No significant iteration gain is achieved beyond ten iterations for any of the configurations. The results indicate that yields performance near the fixed-interval case. This is consistent with the rule-of-thumb of five to seven times the memory for the traceback depth in a Viterbi decoder (i.e., roughly is expected to be sufficient).
Since the required window size is , the latency improvement of a tree-SISO relative to a tiled forward-backward scheme is close to . The computational complexity of these two approaches is similar and depends on the details of the implementation and the choice of for the tiled forward-backward approach. A complete fair comparison would require a detailed implementation of the two approaches. Below, we summarize a design for the tree-SISO based subwindow architecture. A factor that impacts the area of the architecture is the bitwidth of the data units. Simulation results suggest that an eight-bit datapath is sufficient. Roughly speaking, a tree-based architecture for this example would require 1024 sets of sixteen four-way ACS units along with associated output registers to store intermediate state metric results. Each four-way ACS unit can be implemented with an eight-bit 4:1 multiplexor, four eight-bit adders, six eight-bit comparators, and one eight-bit register [21] . Our initial VLSI designs indicate that these units require approximately 2250 transistors. Thus, this yields an estimate of Million transistors. This number or logic transistors pushes the limit of current VLSI technology but should soon be feasible. We consider an architecture in which one clock cycle is used per stage of the tree at a 200 MHz clock frequency. For , each SISO operation can be performed in six such clock cycles (using one clock for the completion step). Moreover, we assume a hard-wired interleaver comprising two rows of 1024 registers with interconnection an network. Such an interleaver would be larger than existing memory-based solutions [10] but could have a latency of one clock cycle. Consequently, one iteration of the turbo decoder, consisting of two applications of the SISO, one interleaving, and one deinterleaving, requires 14 clock cycles. Assuming ten iterations, the decoding of 1024 bits would take 140 clock cycles, or a latency of just 700 ns.
This latency also implies a very high throughput which can further be improved with standard pipelining techniques. In particular, a nonpipelined implementation has an estimated throughput of 1024 bits per 700 ns 1.5 Gb/s. Using the tree-SISO architecture, one could also pipeline across interleaver blocks as described by Masera et al. [10] . In particular, 20 such tiled tree-SISOs and associated interleavers can be used to achieve a factor of 20 in increased throughput, yielding a throughput of 30 Gb/s.
Moreover, unlike architectures based on the forward-backward algorithm, the tree-SISO can easily be internally pipelined, yielding even higher throughputs with linear hardware scaling. In particular, if dedicated hardware is used for each stage of the tree-SISO, pipelining the tree-SISO internally may yield another factor of in throughput, with no increase in latency. For window sizes of , the tree-based architecture could support over 120 Gb/s. That said, it is important to realize that with current technology such hardware costs may be beyond practical limits. Given the continued increasing densities of VLSI technology, however, even such aggressive architectures may become cost-effective in the future.
VII. CONCLUSION
Based on the interpretation of the SISO operation in terms of parallel prefix/suffix operations, a family of tree-structured architectures were suggested. Compared to the baseline forward-backward algorithm architecture, the tree-SISO architecture reduces latency from to . More recently, alternative tree-structured SISOs have been developed that trade a linear increase in latency for substantially lower complexity and area. In particular, other existing architectures for parallel prefix/suffix computations from the VLSI literature have been applied to the SISO computation [23] . Also, it has been demonstrated that tree-structured SISOs can be derived as an application of message-passing on a binary tree model for the FSM [24] , [18] .
An efficient SISO design may not be built using a single tree-SISO but rather using tree-SISOs as important components. For example, in this paper, many tree-SISOs were used to comprise a SISO using tiled subwindows. Latency in this case is reduced from linear in the minimum half-window size ( ) for fully-parallel tiled architectures based on the forward-backward algorithm, to logarithmic in for tiled tree-SISOs. More recently, a high-radix SISO (e.g., 16 steps) was designed using a tree-SISO to compute the multistep metrics with low latency [23] .
In general, the potential latency advantages of the tree-SISO are clearly most significant for applications requiring large combining windows. For most practical designs, this is expected when the number of states increases. In the one detailed four-state tiled-window example considered, the latency was reduced by a factor of approximately four. For systems with binary inputs and states, one would expect that would be sufficient. Thus, there is a potential reduction in latency of approximately which becomes quite significant as increases. However, the major challenge in achieving this potential latency improvement is the area required for the implementation. In particular, building a high-speed -way ACS unit for large is the key challenge. Techniques to reduce this area requirement without incurring performance degradations (e.g., bit-serial architectures) are promising areas of research. In fact, facilitating larger may allow the use of smaller interleavers which alleviates the area requirements and reduces latency. Comparing (29) and (33), it is seen that, for relatively large , the fraction of FMs that must be CFMs is . For smaller , the fraction is slightly larger. For example, in Fig. 3 , and there are 20 CFMs. The CFM is approximately (i.e., the number of states) times more complex than the fFM and bFM operations. This can be seen by comparing (17) with (18) and (19) . Specifically, the operations in (17)- (19) involve -way ACSs. For the CFM, an -way ACS must be carried out for every possible state pair in (17)-i.e., state pairs. The -way ACS operations in (18) , and (19) need only be computed for each of the states . Thus, taking the basic unit of computation to be -way ACS on an -state trellis, the total number of these computations required for stage is (34) Summing over stages, we obtain the total number of computations, measured in units of -way ACS computations
APPENDIX I COMPUTATION COMPLEXITY ANALYSIS
which is restated in (20) .
APPENDIX II HARDWARE RESOURCE REQUIREMENTS
The maximum of over is of interest because it determines the minimum hardware resource requirements to achieve the desired minimum latency. This is because the fusion modules can be shared between stages with negligible impact on latency.
The maximum of can be found by considering the condition on for which . Specifically, if can be used to find the maximizer of . Specifically, if (39) yields , then the maximum occurs at , otherwise ( ), the and cases should be compared to determine the maximum complexity stage. 8 
